Input-series-output-parallel (ISOP) connected DC-DC converters enable low voltage rating switches to be used in high voltage input applications. In this paper, a DSP is adopted to generate digital phase-shifted PWM signals and to fulfill the closed-loop control function for ISOP connected two full-bridge DC-DC converters. Moreover, a stable output current sharing control strategy is proposed for the system, with which equal sharing of the input voltage and the load current can be achieved without any input voltage control loops. Based on small signal analysis with the state space average method, a loop gain design with the proposed scheme is made. Compared with the conventional IVS scheme, the proposed strategy leads to simplification of the output voltage regulator design and better static and dynamic responses. The effectiveness of the proposed control strategy is verified by the simulation and experimental results of an ISOP system made up of two full-bridge DC-DC converters.
I. INTRODUCTION
A phase-shifted full-bridge (PSFB) DC-DC converter permits all switching devices to operate under zero-voltage switching (ZVS) by using parasitic parameters such as leakage inductance and junction capacitance to achieve resonant switching. But under high input voltages, the switches have to withstand high voltage stress with the conventional PSfull-bridge StateDC-DC topologies. Three-level FB PS-PWM DC-DC converters enable low-voltage rating switches to be used under high-voltage input applications. However, system reliability can not be guaranteed for a large quantity of diodes or flying capacitors [1] , [2] .
The input-series output-parallel (ISOP) configuration consists of several modular DC-DC converters connected in series at the input and in parallel at the output, enabling the use of high switching frequency metal oxide semiconductor field effect transistors (MOSFETs) with low voltage ratings, which leads to a high power density and a high conversion efficiency [3] . Besides, modular architecture has the advantage of redundant operation capability [4] , and therefore, the overall reliability is improved.
Generally, analog PWM controllers are used to implement the control of ISOP connected FB-PS DC-DC converters. However, analog control circuits are complex and lack flexiManuscript received Mar. 12, 2010; revised Jun. 14, 2010 † Corresponding Author: shadeshang@bit.edu.cn
Tel: +86-10-68912460, Beijing Institute of Technology * School of Automation, Beijing Institute of Technology, China bility. These PWM controllers sometimes need to be synchronized to generate interleaving duty cycles. Besides, the cost of phase shifted PWM controllers is less competitive than digital controllers because each module needs one single controller. Although a digital PS PWM control strategy has been used for one full-bridge converters [5] , digital PS PWM generation and control of ISOP connected modules has not been discussed.
To make an ISOP system work normally, the power sharing among the constituent modules should be ensured, and this also implies input voltage sharing (IVS) and output current sharing (OCS). Several control schemes have been proposed in earlier works. Common duty ratio control results in stable operation, but excellent IVS and OCS can only be achieved for modules with well-matched parameters [6] , [7] . A charge control scheme with input-voltage feed forward has been implemented for a two-converter ISOP system [3] . However, input currents as well as input voltages have to been sensed. A three loop control scheme is implemented by sensing both the input voltages and the output currents [8] , [9] . However, from the point view of power balance, achieving IVS can automatically realize OCS. As a result, it is unnecessary to implement both IVS and OCS control. A decoupling IVS control scheme [10] - [12] , master/slave control [13] and uniform input voltage distribution control [14] for ISOP converters have been implemented with IVS loops without sensing the output currents at all. Sensorless current mode control is effective for an ISOP system [16] , but component tolerances will lead to unbalanced voltage sharing among the modules. In practice, these schemes [3] , [8] - [16] belong to voltage mode control instead of current mode control. For ISOP converters, direct OCS control results in run-away conditions due to equivalent negative resistance characteristics from each module's input terminals [8] , [11] . As a consequence, to achieve a power sharing balance, IVS control loops have to be used in order to achieve excellent power sharing for the ISOP modules. However, current mode control can simplify the design of the outer voltage loop control and improve the power supply performance in many ways, including better dynamics [16] . This paper proposes a digital PS PWM control strategy for ISOP connected two FB DC-DC modules. Moreover, to achieve a power balance between the two modules, an interleaving OCS (IOCS) control strategy is also proposed without any IVS control loops. As a result, the sensing of high input voltages is avoided. Besides, the whole system has many advantages such as simplification of the output voltage regulation (OVR) design. Small signal analysis and loop gain design are also made with the proposed control strategy and a 120W prototype is fabricated and experimentally evaluated. Fig. 1 shows the schematic of an ISOP converter made up of two FB DC/DC converters. In this configuration, the total input voltage v in is divided by the input capacitors C d1 and C d2 , thus we obtain the voltages v cd1 and v cd2 working as individual input voltages for each module respectively.
II. CONTROL STRATEGY FOR THE SYSTEM

A. Digital PS PWM generation
A Texas Instrument DSP TMS320F2812 is selected to implement the PWM generation and the closed loop control. The PS-PWM gate signals for all of the switches are generated using the Full Compare Unit 1, the Full Compare Unit 2, the Full Compare Unit 3 and the General Purpose Timer 1 working in up/down counting mode, which can be seen from Fig.2 , in which the left legs are leading while the right legs are lagging in phase. CMPR1, CMPR2 and CMPR3 are written to compare the registers and are updated once an underflow or period interrupt occurs. The value of the period register T1PR is determined by the preferred switching frequency and the system clock. There are two interrupts. One is a period interrupt and the other is an underflow interrupt. The values of the three compare registers are reloaded and updated at each interrupt, and hence, the three compare matches occur in either the up or down counting mode. In the up counting mode, the compare values are written as:
(1) While in the down counting mode, they are expressed as:
where i out1 and i out2 are the inner current loop outputs of module #1 and module #2 respectively, which will be explained later. With the right values set for the three compare registers according to the closed loop regulator output, the six PWM signals are generated as shown in Fig. 2 when the compare match is set high effective. Besides, the PWM signals distribution principle can also be seen. The top switches (S 1 &S 5 ) of the left legs are driven with PWM 1 while the bottom switches of the left legs (S 3 &S 7 ) are driven with PWM 2 . S 2 and S 4 of the right top legs are driven with PWM 4 and PWM 3 respectively while S 6 and S 8 of the right bottom leg are driven with PWM 6 and PWM 5 respectively. Note that actually, there is a dead time band between the gate signals for arbitrary legs.
B. Interleaving OCS control
Fig . 3 illustrates the proposed interleaving OCS control, where a common output voltage regulator provides the current reference v out for both of the inner current loops. It should be noted that the inner current loop feedbacks are interleaving. This can be explained as follows, the current feedback for one module is the output current of another module while its own output current works as the current feedback of another module. Through compensation of the output current regulator G io , we can derive the inner current loop outputs i out1 and i out2 which determine the duty ratios d 1 and d 2 respectively.
The stability of the proposed control scheme can be seen as follows. Assuming that the input voltage v in is constant and that the system works under the steady state, if the input voltage v cd1 increases due to a disturbance, then the input voltage v cd2 decreases, and the output current i o1 increases while the output current i o2 decreases. Based on the control scheme shown in Fig. 3 , the duty ratio d 1 increases while the duty ratio d 2 decreases. This increases the average input current drawn by module #1, resulting in a decrease of the input voltage v cd1 and an increase of the input voltage v cd2 until, in the end, equal sharing of the input voltage v in can be obtained again. On the other hand, when v cd1 decreases due to a disturbance, equal sharing of the input voltage and the load current can be obtained. In the steady state, both of the output currents i out1 and i out2 track the OVR output v out with negligible errors. Therefore, we can derive:
Since the sensing gains of the two output currents are the same, we have i o f 1 = K i i o1 and i o f 2 = K i i o2 , where K i is the sensing gains of the current sensors. According to (3) , under the steady state, OCS can be achieved.
The digital control diagram for a ISOP configuration comprising of two modules is shown in Fig.4 . The whole control is implemented with a DSP TMS320F2812. The output voltage and the output currents of the individual modules are sampled by an internal AD of the DSP. By interleaving the two output currents as shown in Fig.3 and through digital proportionintegral (PI) compensation, i out1 and i out2 which determine the duty cycles for the two modules respectively are obtained. Based on the two values and the digital PWM generation shown in Fig.2 , all the gate signals for the two PSFB DC/DC converters are generated. For an ISOP connected two full bridge DC-DC converter, a simulation is carried out to verify the effectiveness of the proposed control strategy. The simulation parameters are shown in Table I . As illustrated in the Table, the turns ratios of the two transformers are intentionally made different, with 8:1 for transformer T 1 and 4:1 for transformer T 2 . Fig.5 shows the simulation results for the two-module ISOP converter. As seen, during the initial state of the starting process, both the OVR and the current loop outputs saturate. As a result, both modules work under maximum duty cycles, causing unbalanced sharing of the input voltage due to their different turns ratios. Once the output voltage and output currents increase, both the OVR and the inner current controllers come out of saturation, and both the input voltage and the load current are eventually evenly shared under the steady state despite turns-ratio mismatches.
III. SMALL SIGNAL ANALYSIS AND REGULAR LOOP GAIN DESIGN
A. Small signal modeling of ISOP connected two PS StateDC-DC converters
Based on the small signal model of PS-FB DC-DC converters, we can derive the small signal model of a two-module ISOP system, as shown in Fig. 6 , whered 1 andd 2 are the perturbations of the duty ratios d 1 and d 2 , v cdi (i = 1, 2) and i oi (i = 1, 2) represent perturbations of individual input voltages and output currents, and d i j ( j = 1, 2) and d v j ( j = 1, 2) denote perturbations due to output currents and input voltages, which are expressed as: For simplicity of analysis, the two modules are assumed to have the same turns-ratio and the same output inductance, i.e.,
Under the steady state, we have V cd1 = V cd2 = v in /2. According to Fig.6 , we obtain:
(5b) Substituting (4) into (5a) and (5b), and then settingv cdi (i = 1, 2), we obtain:
According to (6a) and (6b), we derive:
where:
From (7), we have the transfer functions of the control-tooutput currentî oi :
Likewise, we can obtain the transfer functions of the control-to-output currentî o2 . They are identical to those of the control-to-output currentî o1 , as can be seen from the following:
Hence, the output currents can be written in terms of the controlsd 1 andd 2 in the following matrix: Based on (11), a closed-loop diagram of the system with the proposed control strategy is illustrated in Fig.7 , where K v and K i are the sensor gains of the voltage and the current sensors respectively. G vo (s) is the voltage compensator while the compensators of both inner current loops are identical and denoted as G ic (s). V p is the peak value of the ramp working as a carrier waveform. Then, the plant transfer function of the inner current loop for module #1 can be written as:
Similarly, the plant transfer function of the inner current loop for module #2 is expressed as:
B. Regulator loop design
Therefore, the loop gain of each inner current loop can be written as:
According to the system diagram, the output currents can be written as:
(15b) Add the expressions (5a) and (15b), because we haveî o = i o1 +î o2 . Thus, the equivalent transfer function shown within the dashed box is given by:
Thereby, the loop gain of the OVR loop is expressed by:
The specifications of the system are the same with those of the simulation except for the turns ratio. Both of the two transformers have the same turns ratios with 4:1. The voltage sensor gain K v and the current sensor gain K i are 0.1 and 0.05 respectively and the ramp amplitude V p is 6V.
Both the proportional-integral (PI) type compensations for the output voltage and the inner current loops are made. While under uncompensated conditions, both the transfer functions of the compensators G ic (s) and G vo (s) equal 1. The crossover frequency of the current loop is chosen to be 20 kHz, which is below the half switching frequency. The compensator of the inner current loop is shown as follows:
As illustrated in Fig.8 , the original loop gain of T id (s) has a magnitude of -88.5dB at 20 kHz. However, after compen- sation, at the crossover frequency, the compensated loop gain has a phase margin of 65.57 • , which is sufficient for stability.
For the OVR loop gain design, the compensator is written as:
Fig .9 shows the compensated OVR loop gains with conventional IVS and the proposed control schemes based on the same voltage compensator shown in (18). As can be seen, while in the low frequency region, the magnitude of the loop gain with the IOCS control is larger than that with the IVS control. This implies that the output voltage can track the reference with fewer static errors. Moreover, the compensated loop gains of the OVR with the IOCS control strategy has a crossover frequency of 2.55kHz with a phase margin of 85.94o which is sufficiently large to make the whole system stable. However, with the conventional IVS control, the compensated loop has a crossover frequency of 1.67 kHz with a phase margin of 35.49o which is not large enough to guarantee stability. Because the crossover frequency of the OVR loop with the IVS control is lower than that with the proposed control scheme, the system with the proposed scheme has better dynamic performance. Otherwise, to achieve stability with the IVS control, the compensator function as shown in (18) has to be modified with lower values of the proportion and integration coefficients, but this will result in a decrease of the crossover frequency, leading to further deterioration of the dynamic performance.
IV. EXPERIMENTAL RESULTS
Experiments on a prototype with the same parameters as those for simulation are made. The system specifications are shown in Table I . The prototype is shown in Fig.10 . However, it should be noted that to verify the effectiveness of the proposed control scheme in the presence of mismatches in the converter parameters, the turns ratios of the two power transformers are intentionally designed to be different. The turns ratio of transformer T 1 is 4:1, while turns ratio of T 2 is 8:1. Fig.11 shows gate signals with the proposed digital PS-PWM generation method under its rated input voltage and its rated load. Because the turns ratio of transformer T 1 is less than that of transformer T 2 , the phase shifted angle of module #1 is therefore smaller than that of module #2. Fig.12 illustrates the primary voltages of the power transformers in the system with the gate signals shown in Fig.11 . Their amplitudes reveal the corresponding individual input voltages resulting from achieving excellent IVS. Fig.13 illustrates the individual input voltages corresponding to a step change in the total input voltage varying between 600V and 800V. As seen, before and after the transient, the input voltage can be shared equally between the two modules and the output voltage is almost unaffected. Fig.14 shows the individual input voltages corresponding to a load stepping between half load(5A) and full load(10A). Despites the transients, the total input voltage can be shared equally fairly well.
V. CONCLUSIONS
In this paper, a method of generating digital PS PWM gating signals for ISOP connected full bridge DC-DC converters is presented.
This paper also proposes an IOCS control strategy for achieving power balance between the ISOP connected two DC-DC modules without using any input voltage control loops. With this scheme, excellent sharing with IVS and OCS can be obtained during the steady state as well as transients in spite of mismatches in the module parameters. In addition, based on small signal analysis and loop gain design for the system, when compared to the widely used IVS control strategies, with the IOCS control, the outer voltage loop design is simplified and the whole system has better static and dynamic performance. A 120W prototype based on a TMS320F2812 DSP control has been fabricated and tested, and the experimental results validate the effectiveness of the digital PS-PWM generation method and the IOCS control scheme.
It should be pointed out that the IOCS control strategy can also be applied to other buck-derived ISOP connected two modules by setting the duty cycle losses to zero.
